Particle accelerators usually require high voltage and high power. Typically, the high voltagelpower generation utilizes a topology with an energy store and switching mechanisms to extract that stored energy. The switches may be active or passive devices. Active switches are hard or soft vacuum tubes, or semiconductors. When required voltages exceed tens of kilovolts, numerous semiconductors are stacked to withstand that potential. Such topologies can use large quantities of crucial parts that, when in series, compromise a system's reliability and performance. This paper describes the design of a linear, solid state amplifier that uses a parallel array of semiconductors, coupled with unique transmission line transformers. This system can provide output signals with voltages exceeding 10 kV (into 50-ohms), and with rise and fall times (10-90 percent amplitude) that are less than 10-ns. This solid state amplifier is compact, modular, and has both hot-swap and soft-fail capabilities.
INTRODUCTION
Development of the High Power Linear Solid State Pulser (HPLSSP) is a continuation of kicker modulator work at Livermore, CA. The present hybrid solid state and planar triode kicker modulator [I] is being upgraded; the solid state complimentary stage hybrid microcircuit (HMC) will replace the first stage (YU-176 planar triodes) that drives the grids of the Y-820 output tubes.
Recent advances in high power impedance "matchers" [2] , [7] [4] to assure an acceptable output. Figure 1 is a simplified block diagram of that system. All of the signal paths from the 84X splitter to the 50-ohm load are in transmission line configurations.
SYSTEM RELIABILITY
Key to the success of any system is reliability; reliability is dependent upon operating time and failure rate. Failure rate is related to the number of crucial parts that must function in order for the system to perform its mission.
For applications (such as beam splitting) in large scientific machines, down time translates into wasted expenditures. Reliability can he enhanced by 1) Pre-screening components. 2) Pre-testing components and modules, 3 ) Reducing the quantity of critical serial parts, 4) Designing redundancy into the operating system, and 5) Using passive components when possible. A parallel, modular system with passive voltage multiplying TLTs is especially attractive for highly reliable systems. Such a system's reliability or probability of success can be expressed mathematically [5] as:
Where: PN = Success Probability of N parallel systems. Po = Success Probability for one system. N = Number of parallel systems.
The current HPLSSP system has a 20% redundancy.
There are six parallel channels in each module (five active and one backup) and 14 modules (12 active modules) in this system. This topology, however, will adapt to any number of parallel moduledsystems, limited only by time and cost constraints. Should one of a module's active five channels fail, the system computer will inhibit the defective channel, activate that module's backup channel through an impedance-matched switch, SWI. If a second channel fails in that same module, the computer will power down the entire module and disconnect it from the system (by ,disengaging its transmission line edge connector). One of the system's two redundant modules will then be put into service (see Figure I ). With each configuration change due to component/module failure, new predetermined distortion compensating information is downloaded to the computer to compensate for any differences between the failed and the backup components/modules. This modular system will tolerate failures in any two of its twelve modules without service interruptions. The system also has hot swapping capabilities for servicing and maintenance.
Compactness and weight advantages of the HPLSSP make it attractive for airborne and space applications. These advantages are possible because of parallel-ground referenced modules, open loop architecture and high ratio impedance TLTs that use less magnetic material than conventional TLTs. See section 4 for TLT descriptions.
SOLID STATE MODULE
A simplified block diagram of the solid state module is shown in Figure 2 . It has three stages; I ) An Operational Trans-conductance Amplifier (OTA), 2) A TLT, and 3) The MOSFET pair. Figure 4 The TLT for this experiment is oversized, but the output impedance is the same as that of TLTl. Figure 5 graphically depicts the signal output from that simulated channel. The data were acquired by driving the gates of the MOSFET pair to about 15-volts with a series, 0.5-ohm gate resistor while having a 450- This test clearly demonstrates the Solid State Module's ability to deliver an acceptable input to TLT2.
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NEW TLTS
The TLTs described in this paper differ significantly from traditional TLTs [6] by combining both strip and semirigid transmission cables so that signal propagation is uninterrupted by segmented, coaxial connectors or lines. Moreover, not all of the new TLT's transmission lines need magnetic cores. These improved TLTs can have impedance ratios as high as 2501 with sub-nanosecond response even at relatively high power levels. They use balanced windings of both strip and semi-rigid coaxial transmission lines on cores of Mn-Zn ferrite. Figure 6 shows the general winding diagrams of TLTI, TLT2 and Rise and fall times of TLTl are less than 600-ps, i.e. TLTl has only minor effects on the system's overall bandpass. This is also true for TLTZ and TLT3.
TLTZ increases the 400-volt signal from the FBT to about 1.6 kV. TLT2's input and output characteristic impedance is 0.6 and 10.0-ohms respectively. A TLT similar to TLT2. but with a 1 6 1 imued-ance ratio, was eval-uated relative to signal droop caused by core non-linearity andlor saturation. A cable multiplier sums the two TLT3 output signals into 50-Ohms resulting in a final output of about 12 kV.
COMPUTER CONTROL
The front end of the Solid State Module needs optimizing to bring the temporal behavior of its signal into acceptable parameters -to "linearize" the signal. We implement defined, pre-distortion to the input signal to obtain sharp rise and fall times of the solid-state module's output signal. A similar algorithm [l] , [41 is used to linearize the main amplifier. The parameters for these algorithms are predetermined and stored for access by the HPLSSPs computer. Whenever the HPLSSP is operated, the main input signal controlling the arbitrary waveform generator is initiated only after the correct parameters are accessed for the solid state modules, and the overall system.
The same computer that provides predetermined input distortions to the input signals of the HPLSSP will also repeatedly check for the operational integrity of the Solid State Modules. Shown in the block diagram of Figure 1 (of section 1) is a fault sensor network for each module of the HPLSSP. As describe in section 2, if components or modules malfunction within the system, the computer will sense the problem and replace the faulty components or modules with their spares through electrical inhibitors and actuators.
SUMMARY
We have presented the description and supporting data for an ultra reliable, computer-controlled, HPLSSP. With proper linearization the HPLSSP performs as a high powered (IO-kV, 200-amp), fast rise and fall time (<IO-ns) a r b i t r q waveform generator with the following features: 1) A ground referenced, low voltage, parallel component, modular system 2) A low cost, easily fabricatedmaintained system using state-of-art components. 3) A passive, high bandpass (sub-nanosecond rise time), ViI multiplying TLT design. 4) A graceful degrading system with low component count. 5) An open loop, computer controlled pulser.
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